Manara - Qatar Research Repository
10.1109_access.2021.3064982.pdf (2.64 MB)

Implementation and Analysis of a 15-Level Inverter Topology With Reduced Switch Count

Download (2.64 MB)
journal contribution
submitted on 2023-08-29, 11:44 and posted on 2023-09-24, 08:38 authored by Mohammad Fahad, Marif Daula Siddique, Atif Iqbal, Adil Sarwar, Saad Mekhilef

Multilevel inverters remain an area of research interest due to the superior performance against a two-level counterpart. Reducing the switch count and stress on the power electronic switches while maintaining a sinusoidal stepped output remains a challenge. A multilevel inverter topology has been proposed in this work which utilizes twelve switches and four dc voltage sources to produce a 15-level staircase output voltage waveform. The objective is to reduce the harmonic in the output voltage and thereby reducing the cost of filter requirement and maintaining high efficiency throughout the operating range. Control of output voltage has been done using the Nearest Level Pulse Width Modulation Strategy (NLPWM). Simulation and hardware implementation of the topology under different loads and dynamic conditions are presented to validate the robust performance.

Other Information

Published in: IEEE Access
See article on publisher's website:


Open Access funding provided by the Qatar National Library.



  • English



Publication Year

  • 2021

License statement

This Item is licensed under the Creative Commons Attribution 4.0 International License.

Institution affiliated with

  • Qatar University
  • College of Engineering - QU