Manara - Qatar Research Repository
micromachines-14-00828.pdf (24.13 MB)

Hardware Trojan Mitigation Technique in Network-on-Chip (NoC)

Download (24.13 MB)
journal contribution
submitted on 2023-12-11, 06:16 and posted on 2023-12-13, 06:24 authored by Musharraf Hussain, Naveed Khan Baloach, Gauhar Ali, Mohammed ElAffendi, Imed Ben Dhaou, Syed Sajid Ullah, Mueen Uddin

Due to globalization in the semiconductor industry, malevolent modifications made in the hardware circuitry, known as hardware Trojans (HTs), have rendered the security of the chip very critical. Over the years, many methods have been proposed to detect and mitigate these HTs in general integrated circuits. However, insufficient effort has been made for hardware Trojans (HTs) in the network-on-chip. In this study, we implement a countermeasure to congeal the network-on-chip hardware design in order to prevent changes from being made to the network-on-chip design. We propose a collaborative method which uses flit integrity and dynamic flit permutation to eliminate the hardware Trojan inserted into the router of the NoC by a disloyal employee or a third-party vendor corporation. The proposed method increases the number of received packets by up to 10% more compared to existing techniques, which contain HTs in the destination address of the flit. Compared to the runtime HT mitigation method, the proposed scheme also decreases the average latency for the hardware Trojan inserted in the flit’s header, tail, and destination field up to 14.7%, 8%, and 3%, respectively.

Other Information

Published in: Micromachines
See article on publisher's website:



  • English



Publication Year

  • 2023

License statement

This Item is licensed under the Creative Commons Attribution 4.0 International License.

Institution affiliated with

  • University of Doha for Science and Technology
  • College of Computing and Information Technology - UDST

Usage metrics

    College of Computing and Information Technology - UDST



    Ref. manager